Kontron COMe-mTT10 Bedienungsanleitung Seite 45
- Seite / 94
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
COMe-mTT10 / System Resources
5.4 Peripheral Component Interconnect (PCI) Devices
All devices follow the Peripheral Component Interconnect 2.3 (PCI 2.3) respectivily the PCI Express Base 1.0a
specification. The BIOS and OS control memory and I/O resources. Please see the PCI 2.3 specification for details.
PCI Device B:D:F PCI IRQ Interface Comment
Host Bridge 0:0:0 None internal Chipset (Tunnelcreek)
Video Controller 0:2:0 INTA internal Chipset (Tunnelcreek)
SDVO Controller 0:03:0 INTA internal Chipset (Tunnelcreek)
PCIe Port 0 0:23:0 INTA internal Chipset (Tunnelcreek)
PCIe Port #0 Slot - A/B/C/D PCIe Slot #1
PCIe Port 1 0:24:0 INTA internal Chipset (Tunnelcreek)
PCIe Port #1 Slot - B/C/D/A PCIe Slot #2
PCIe Port 2 0:25:0 INTA internal Chipset (Tunnelcreek)
PCIe Port #2 Slot - C/D/A/B PCIe Slot #3
PCIe Port 3 0:26:0 INTA internal Chipset (Tunnelcreek)
HDA Controller 0:27:0 INTA internal Chipset (Tunnelcreek)
LPC Bridge 0:31:0 - internal Chipset (Tunnelcreek)
PCIe-PORT X:00:0 INTD PCIe Chipset (Topcliff)
Packet Hub Y:00:0 - PCIe Chipset (Topcliff)
GbE Y:00:1 INTD PCIe Chipset (Topcliff)
GPIO Y:00:2 INTD PCIe Chipset (Topcliff)
OHCI00 Y:02:0 INTC PCIe Chipset (Topcliff)
OHCI01 Y:02:1 INTC PCIe Chipset (Topcliff)
OHCI02 Y:02:2 INTC PCIe Chipset (Topcliff)
EHCI0 Y:02:3 INTC PCIe Chipset (Topcliff)
USB Device Y:02:4 INTC PCIe Chipset (Topcliff)
SDIO #0 Y:04:0 INTB PCIe Chipset (Topcliff)
SDIO #1 Y:04:1 INTB PCIe Chipset (Topcliff)
SATA II Y:06:0 INTA PCIe Chipset (Topcliff)
OHCI10 Y:08:0 INTD PCIe Chipset (Topcliff)
OHCI11 Y:08:1 INTD PCIe Chipset (Topcliff)
OHCI12 Y:08:2 INTD PCIe Chipset (Topcliff)
EHCI1 Y:08:3 INTD PCIe Chipset (Topcliff)
DMA0 Y:10:0 INTC PCIe Chipset (Topcliff)
UART #0 Y:10:1 INTC PCIe Chipset (Topcliff)
UART #1 Y:10:2 INTC PCIe Chipset (Topcliff)
UART #2 Y:10:3 INTC PCIe Chipset (Topcliff)
UART #3 Y:10:4 INTC PCIe Chipset (Topcliff)
DMA1 Y:12:0 INTB PCIe Chipset (Topcliff)
SPI Y:12:1 INTB PCIe Chipset (Topcliff)
I2C Y:12:2 INTB PCIe Chipset (Topcliff)
CAN Y:12:3 INTB PCIe Chipset (Topcliff)
IEEE1588 block Y:12:4 INTB PCIe Chipset (Topcliff)
45
- COMe-mTT10 1
- » Table of Contents « 3
- 1 User Information 5
- 1.5 Warranty 6
- 1.6 Technical Support 6
- 2 Introduction 7
- 2.5 COM Express® Benefits 8
- 3 Product Specification 9
- Accessories 10
- 3.2 Functional Specification 11
- Platform Controller Hub 12
- Connectivity 12
- Intel® Atom™ 14
- 3.4 Electrical Specification 15
- 3.4.5 ATX Mode 16
- 3.4.6 Single Supply Mode 16
- 3.5 Power Control 17
- 3.6.2 Humidity 18
- WEEE Directive 19
- Conformal Coating 19
- Shock & Vibration 20
- 3.8 MTBF 21
- 3.9 Mechanical Specification 22
- 4 Features and Interfaces 24
- 4.2 S5 Eco Mode 25
- 4.5 SPI boot 27
- Using an external SPI flash 28
- 4.6 M.A.R.S 29
- 4.7 UART 30
- 4.9 Fast I2C 32
- Configuration 33
- Time-out events 34
- WDT Signal 34
- 4.12 Speedstep Technology 35
- 4.13 C-States 36
- 4.14 Hyper Threading 37
- 4.16 USB 39
- 4.17 SDIO 40
- 5 System Resources 42
- 5.2 Memory Area 43
- 5.3 I/O Address Map 44
- COMe-mTT10 / System Resources 45
- 5.5 I2C Bus 46
- 5.6 JILI I2C Bus 46
- 5.7 SDVO I2C Bus 46
- 6 Pinout List 47
- 6.2 Connector X1A Row A 48
- COMe-mTT10 / Pinout List 49
- 6.3 Connector X1A Row B 50
- 7 BIOS Operation 52
- 7.3 Setup Guide 54
- 7.4 POST Codes 54
- Item Specific Help Window 55
- General Help Window 55
- 7.5 BIOS Setup 56
- Platform Information 57
- 7.5.2 Advanced 58
- PCI Subsystem Settings 59
- PCI Express Settings 60
- ACPI Settings 61
- Thermal Configuration 62
- Passive Cooling 63
- ACPI Wake Event Configuration 64
- CPU Configuration 65
- Miscellaneous 66
- Trusted Computing 67
- Clock Control 68
- Watchdog 69
- Smart Battery Configuration 70
- Battery Information 71
- SMBus Speed 72
- Onboard I2C Speed 73
- USB Configuration 74
- SDIO Configuration 75
- Module H/W Monitor 76
- Super IO Configuration 77
- Serial Port 0 Configuration 78
- Serial Port 1 Configuration 78
- Parallel Port Configuration 79
- COMe-mTT10 / BIOS Operation 80
- 7.5.3 Chipset 83
- PCI Express Root Port 0/1/2 88
- PPM Config 89
- 7.5.4 Boot 90
- Boot Option Priority 91
- 7.5.5 Security 92
- 7.5.6 Save & Exit 93
- Corporate Offices 94
Verwandte Produkte und Handbücher für Hardware Kontron COMe-mTT10
Hardware Kontron COMe-mCT10 Bedienungsanleitung
(100 Seiten)
(100 Seiten)
Hardware Kontron COMe-mBT10 Bedienungsanleitung
(87 Seiten)
(87 Seiten)
Hardware Kontron COMe-cXLi2 Bedienungsanleitung
(106 Seiten)
(106 Seiten)
Hardware Kontron COMe-cSP2 Bedienungsanleitung
(109 Seiten)
(109 Seiten)
Hardware Kontron COMe-cPC2 Bedienungsanleitung
(107 Seiten)
(107 Seiten)
Hardware Kontron COMe-cDC2 Bedienungsanleitung
(97 Seiten)
(97 Seiten)
Hardware Kontron COMe-cPV2(v1.4) Bedienungsanleitung
(123 Seiten)
(123 Seiten)
Hardware Kontron COMe-cPV2(v1.0) Bedienungsanleitung
(122 Seiten)
(122 Seiten)
Hardware Kontron COMe-cOHXX Bedienungsanleitung
(168 Seiten)
(168 Seiten)
Hardware Kontron COMe-cCT6 Bedienungsanleitung
(110 Seiten)
(110 Seiten)
Hardware Kontron COMe-cTH6 Bedienungsanleitung
(83 Seiten)
(83 Seiten)
Hardware Kontron COMe-cHL6 Bedienungsanleitung
(113 Seiten)
(113 Seiten)
Hardware Kontron COMe-cBT6 Bedienungsanleitung
(90 Seiten)
(90 Seiten)
Hardware Kontron COMe-cBTi6R Bedienungsanleitung
(60 Seiten)
(60 Seiten)
Hardware Kontron SMARC-sAT30 Bedienungsanleitung
(84 Seiten)
(84 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.057 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern