
Introduction AM4101
Page 1 - 10 ID 1022-5406, Rev. 1.0
P R E L I M I N A R Y
1.5 Technical Specification
Table 1-2: AM4101 Main Specifications
AM4101 SPECIFICATIONS
Processor and Memory
CPU The AM4101 supports the following microprocessors:
• Freescale™ MPC8641D processor, 1.0 GHz, 400 MHz platform frequency
• Freescale™ MPC8641D processor, 1.32 GHz, 528 MHz platform frequency
• Freescale™ MPC8641D processor, 1.5 GHz, 600 MHz platform frequency
All microprocessors are provided in a 1023 FC-CBGA packaging.
Please contact Kontron for further information concerning the suitability of
other Freescale processors for use with the AM4101.
Memory Main Memory:
• Up to 2 GB unbuffered DDR2 SDRAM memory with ECC running at 600 MHz
Cache structure:
• 64 kB L1 on-die full speed processor cache
• 32 kB for instruction cache for each core
• 32 kB for data cache for each core
• 1 MB L2 cache for each core
NetBootLoader (NBL) Flash Memory:
• Two redundant Firmware NOR Flash chips (2 x 4 MB)
Mass Storage Device:
• Up to 4 GB NAND Flash via an onboard IDE Flash Controller
Serial EEPROM with 64 kbit
AMC Interconnection
Gigabit Ethernet Common Options Region ports 0-1
• Two Gigabit Ethernet SerDes ports
Front Panel
• Two Gigabit Ethernet copper ports
PCI Express Fat Pipes Region ports 4-7
• One x4 PCI Express interface operating in root complex or endpoint
Serial RapidIO Fat Pipes Region ports 8-11
• One x4 Serial RapidIO interface operating in host or agent configuration
Debug Interface Extended Options Region port 14
• Reserved for debug port
Serial Interface Extended Options Region port 15
• One serial port
Clock Input Clocks
• PCI Express clock reference input (FCLKA)
Connectors
Front Panel
Connectors
• One serial port (SER0) with RS-232-signal level on RJ-45 connector
• Two Gigabit Ethernet ports on RJ-45 connectors
AMC Card-edge
Connector
• One 170-pin AMC Card-edge connector
Switches
DIP Switches • One DIP switch SW2 consisting of four switches for board configuration
• One DIP switch SW3 consisting of four switches for Fat Pipes Region
configuration and IPMI FRU data selection
Kommentare zu diesen Handbüchern