
AM4022 Introduction
ID 1052-0183, Rev. 1.0 Page 1 - 9
1.5 Technical Specification
Table 1-2: AM4022 Main Specifications
AM4022 SPECIFICATIONS
Processor and Memory
CPU The AM4022 supports the following 3rd generation Intel® Core™ processors:
• Intel® Core™ i7-3612QE (SV) processor with ECC, 2.1 GHz, 6 MB L3 cache
• Intel® Core™ i7-3555LE (LV) processor with ECC, 2.5 GHz, 4 MB L3 cache
Further processor features:
• Up to four physical execution cores
• Intel® Hyper-Threading Technology (Intel® HT Technology)
• Intel® 64 Architecture
• Intel® Turbo Boost Technology
• Intel® Intelligent Power Sharing (IPS)
• System Memory interface with optimized support for dual-channel
DDR3 SDRAM memory at 1600 MHz with ECC
• Integrated 2D and 3D Graphics Engines
• DMI and FDI interfaces to the Intel® QM77 chipset
• One x16 PCI Express port operating at up to 8.0 GT/s
Please contact Kontron for further information concerning the suitability of
other Intel processors for use with the AM4022.
Memory Main Memory:
• Up to 8 GB, dual-channel DDR3 SDRAM memory with ECC running at
1600 MHz
Cache Structure:
• 64 kB L1 cache for each core
• 32 kB instruction cache
• 32 kB data cache
• 256 kB L2 shared instruction/data cache for each core
• Up to 6 MB L3 shared instruction/data cache shared between all cores
Flash Memory:
• Two SPI Flash chips (2 x 8 MB) for two separate uEFI BIOS images se-
lectable via the IPMI controller or the DIP switch SW3
Mass Storage Device:
• Up to 64 GB NAND Flash via an optional onboard Serial ATA Flash
module
Serial EEPROM with 64 kbit
Chipset
Intel® QM77 Mobile Intel® QM77 Express Chipset:
• Eight x1 PCI Express 2.0 ports (not used on the AM4022)
• SATA host controller with six ports; two with 6 Gbit/s and four with 3
Gbit/s data transfer rate and RAID 0/1/5/10 support (only four ports
are used on the AM4022)
• USB 2.0 host interface with 14 USB ports available (only four ports are
used on the AM4022)
• USB 3.0 host interface with 4 USB ports available (only one port is used
on the AM4022)
• SPI Flash interface support
• Low Pin Count (LPC) interface
Kommentare zu diesen Handbüchern